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Recently, significant progress has been made on GaAs metal-oxide-semiconductor field-effect
transistors ~MOSFETs! using atomic-layer deposition ~ALD!-grown Al2O3 as gate dielectric. We
show here that further improvement can be achieved by inserting a thin In0.2Ga0.8As layer as part of
the channel between Al2O3 and GaAs channel. A 1-mm-gate-length, depletion-mode, n-channel
In0.2Ga0.8As/GaAs MOSFET with an Al2O3 gate oxide of 160 Å shows a gate leakage current
density less than 1024 A/cm2, a maximum transconductance ;105 mS/mm, and a strong
accumulation current at Vgs.0 in addition to buried-channel conduction. Together with longer
gate-length devices, we deduce electron accumulation surface mobility for In0.2Ga0.8As as high as
660 cm2/V s at Al2O3 /In0.2Ga0.8As interface. © 2004 American Institute of Physics.
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During the past few decades, there has been continued
interest in GaAs-based metal-oxide-semiconductor field-
effect transistors ~MOSFETs!.1–10 GaAs-based devices po-
tentially have great advantages over Si-based devices for
high-speed and high-power applications, in part from an
electron mobility in GaAs that is ;53 greater than that in
Si, the availability of semi-insulating GaAs substrates, and a
higher breakdown field. Currently, the GaAs metal-
semiconductor field-effect transistor ~MESFET! is the domi-
nant device for high-speed and microwave circuits. MES-
FETs feature gates formed by metal-semiconductor
~Schottky barrier! junctions, while MOSFETs have oxide
layers ~higher barrier! between metals and semiconductors.
Compared to GaAs MESFETs, GaAs MOSFETs feature a
larger maximum drain current, much lower gate leakage cur-
rent, a better noise margin, and much greater flexibility in
digital integrated circuit design due to large gate voltage
range. The main obstacle to GaAs-based MOSFET devices is
the lack of high-quality, thermodynamically stable insulators
on GaAs as gate dielectric that can match the device criteria
similar to SiO2 on Si. After a decade of effort, much progress
has been made recently to form a high-quality oxide on
III–V semiconductors;11–14 for example, atomic-layer depo-
sition ~ALD!-grown Al2O3 on III–V semiconductors,15,16 a
marriage of Si technology to the III–V compound semicon-
ductor field.
In this letter, we report a GaAs-based MOSFET with an
inserted In0.2Ga0.8As layer as part of the channel to explore
the potential of better interface quality and surface mobility.
The gate dielectric is Al2O3 grown by ALD, which is an ex
situ, robust manufacturing process and commonly used
throughout the Si industry.17 Al2O3 is a highly desirable gate
dielectric with a high bandgap ~;9 eV!, a high breakdown
field ~5–10 MV/cm!, a high dielectric constant ~8.6–9!, high
thermal stability ~up to at least 1000 °C!, and it remains
amorphous under typical processing conditions. Depletion-
mode, n-channel In0.2Ga0.8As/GaAs MOSFETs show a low
gate leakage current, good transconductance, and a strong
accumulation current at Vgs.0. We ascribe this strong accu-
mulation current at Vgs.0 to the improvement of oxide/
channel interface or electron accumulation surface mobility
by inserting an In0.2Ga0.8As layer. We use MOSFETs of dif-
ferent gate lengths to deduce the series resistance and obtain
a high electron accumulation surface mobility of In0.2Ga0.8As
at the Al2O3 /In0.2Ga0.8As interface. A high surface mobility
is an indication of interface quality and is critical for realiza-
tion of enhancement-mode ~surface inversion channel! and
complementary GaAs MOSFETs.
Figure 1 shows the device structure of the fabricated,
depletion-mode, n-channel Al2O3 /In0.2Ga0.8As/GaAs MOS-
FET. A 1500 Å undoped GaAs buffer layer, a 140 Å Si-
doped GaAs layer (231018/cm3), and a 135 Å Si-doped
In0.2Ga0.8As layer (131018/cm3) were subsequently grown
by molecular-beam epitaxy on a ~100!-oriented semi-
insulating 2 in. GaAs substrate. After the semiconductor ep-
ilayer growth, the wafer was transferred ex situ to an ASM
Pulsar2000™ ALD module. A 160-Å-thick Al2O3 oxide
layer was deposited at a substrate temperature of 300 °C. A
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FIG. 1. Schematic view of a depletion-mode, n-channel InGaAs/GaAs
MOSFET with ALD-grown Al2O3 as gate dielectric.
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post-deposition anneal was done at 550 °C for 60 s in an
oxygen ambient. Device isolation was achieved by oxygen
implantation. Activation annealing was performed at 450 °C
in a helium gas ambient. Using a wet etch in diluted HF, the
oxide on the source and drain regions was removed while the
gate area was protected by photoresist. Ohmic contacts were
formed by electron-beam deposition of Au/Ge/Au/Ni/Au and
a lift-off process, followed by a 425 °C anneal in a forming-
gas ambient. Finally, conventional Ti/Au metals were e-beam
evaporated, followed by lift-off to form the gate electrodes.
The process requires four levels of lithography ~alignment,
isolation, ohmic, and gate!, all done using a contact printer.
The source-to-gate and the drain-to-gate spacings are ;1.0
mm. The sheet resistance of the source/drain region outside
the gate and its contact resistance are measured to be 1.5
kV/h and 2.0 V mm. The gate lengths of the measured de-
vices are 0.65, 0.85, 1, 2, 4, 8, 20, and 40 mm. In order to
reduce the error in extracting series resistance and mobility,
we concentrate on the long-channel devices with gate lengths
of 8, 20, and 40 mm to obtain surface mobilities.
Figure 2 shows the dc I – V curve of a MOSFET with a
gate length Lg of 1 mm and a gate width Wg of 100 mm. The
gate voltage is varied from 24.0 to 13.0 V with 1.0 V step.
The fabricated device has a pinch-off voltage of 24.0 V. The
maximum drain current density Idss , measured at positive
bias Vgs513.0 V, is ;330 mA/mm. The knee voltage is
;1.0 V at Vgs50 V, due to the relatively high series resis-
tance arising from this non-self-aligned process. Under those
conditions, the gate leakage current is less than 100 pA, cor-
responding to ,1024 A/cm2. The gate leakage current for
MOSFETs is more than three orders of magnitude lower than
for MESFETs under similar bias. No noticeable I – V hyster-
esis is observed in the drain current in both forward and
reverse gate-voltage sweep directions. This indicates that no
significant mobile bulk oxide charge is present and that den-
sity of slow interface traps is low.
Figure 3 illustrates the drain current as a function of gate
bias in the saturation region. The slope of the drain current
shows that the peak extrinsic transconductance (gm) of the 1
mm gate length device is typically ;105 mS/mm. The theo-
retical intrinsic gm in saturation regime can be estimated to
be ;235 mS/mm by gm5ysatCox , where ysat is ;5
3106 cm/s.15 Counting on the series resistance of the device
Rs;3.5 V mm, the theoretical extrinsic gm is ;129 mS/mm,
which is ;20% off from the measured peak gm value. We
ascribe this reduction of gm to the existing interface traps and
the reduction of mobility and saturation velocity at the inter-
face. The flatband condition in the depletion-mode MOSFET
is roughly at the gate bias, where the transconductance gm
appears maximum. The more the gate is biased below the
flatband condition, the smaller the gm is, because the dis-
tance from the gate to the channel increases by increasing the
depletion width in the semiconductor. On the other hand,
when the gate bias is above the flatband condition, additional
carriers are confined to the interface and the gate-to-channel
distance is fixed to the oxide thickness in this accumulation
region. Beyond that gate voltage, the surface mobility is
known to decrease with the transverse field ~or gate bias!,
leading to gm reduction. The flatband condition can be ap-
proximately determined to be ;0.3 V from Fig. 3. It is con-
sistent with the theoretical value, which is the difference be-
tween the metal work function of Ti ~3.95 eV! and the
semiconductor work function of In0.2Ga0.8As ~4.14 eV!. It is
also confirmed by the C – V measurement which is usually
used to determine the flatband voltage.
A strong accumulation current is observed here from
Idss519 mA at Vgs50.3 V around the flatband condition to
Idss533 mA at Vgs513.0 V, as shown in Fig. 2. This indi-
cates the high quality of Al2O3 /In0.2Ga0.8As interface, which
allows an accumulation current to exist at the interface. The
I – V characteristic at Vgs.0 is significantly improved com-
pared to the previous published data on a GaAs MOSFET
without an inserted InGaAs layer.15 In order to quantitatively
characterize this Al2O3 /In0.2Ga0.8As interface, we study the
electron accumulation surface mobility, which is directly re-
lated to interface properties. There are at least three different
scattering mechanisms that have been proposed to account
for the surface mobility: phonon scattering, Coulomb scatter-
ing, and surface-roughness scattering. The surface mobility
is governed by Coulomb scattering due to charged centers
and phonon scattering in the low transverse field region. It is
dominated by surface roughness and phonon scattering under
strong accumulation. By measuring Ids versus Vgs at Vds
50.1 V ~mobility region! of 8-, 20-, and 40-mm-long chan-
nel devices, we are able to extract the series resistance of the
devices with a relative error of less than 5%. Therefore, an
FIG. 2. Drain current vs drain bias as a function of gate bias.
FIG. 3. The filled square line is drain current vs gate bias. The empty square
line is transconductance vs gate bias. The device is in the saturation region
biased at Vds53 V in both cases.
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intrinsic normalized channel resistance Rch at the accumula-
tion region as a function of effective accumulation mobility
meff , Cox , and Vgs can be defined as
Rch5
Vds
Iacc
 WgLg 5
1
meffCox~Vgs2VGi! , ~1!
where the channel capacitance is the normalized oxide ca-
pacitance Cox , VGi is the voltage at the point of inflection of
the Ids versus Vgs curve ~near the flatband voltage!, and Iacc is
the accumulation current that is taken as zero at
Vgs5VGi .18,19 Notice that at Vgs5VGi , the buried-channel
conductance is at maximum and remains constant at Vgs
.VGi . Figure 4 is the plot of meff versus effective electric
field Eeff on InGaAs using the formalism expressed in Eq.
~1!. Unlike the situation for inversion, there is no depletion
charge, and Eeff on InGaAs is simply
Eeff5
«ox~Vgs2VGi!
2« InGaAsdox , ~2!
where «ox ~the dielectric constant of Al2O3) is 8.6, « InGaAs
~the dielectric constant of In0.2Ga0.8As) is 13.4, and dox is the
oxide thickness. The accumulation mobility of 660 cm2/V s
at low transverse field is much higher than the reported chan-
nel mobility of 470 cm2/V s at InP-based
Ga2O3(Gd2O3)/In0.53Ga0.47As interface.12 The value of our
surface mobility in the high transverse field region is 20%
higher than that of the universal surface mobility of Si MOS-
FETs at the nearly perfect SiO2 /Si interface.18,20 The surface
mobility on GaAs surface is also plotted in Fig. 4 by per-
forming similar measurements on Al2O3 /GaAs
MOSFETs.15,16 The higher surface mobility on the InGaAs
surface further demonstrates a better interface quality of
Al2O3 /InGaAs and improved device performance for the
InGaAs MOSFET compared to the GaAs MOSFET.
We have demonstrated improved GaAs MOSFET with
an inserted In0.2Ga0.8As layer as part of the channel using
ALD-grown Al2O3 as a gate dielectric. A 1-mm-gate-length
In0.2Ga0.8As/GaAs MOSFET with an Al2O3 gate oxide thick-
ness of 160 Å shows a gate leakage current density less than
1024 A/cm2 and a maximum transconductance above 100
mS/mm. The strong accumulation current at Vgs.0 enables
us to deduce the electron accumulation surface mobility on
In0.2Ga0.8As, resulting in as high as 660 cm2/V s at the
Al2O3 /In0.2Ga0.8As interface. Our findings of high surface
mobility of Al2O3 /In0.2Ga0.8As interface suggest a good
Al2O3 /InGaAs interface and new opportunities in commer-
cializing enhancement-mode ~inversion channel! and
complementary GaAs MOSFETs.
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FIG. 4. Effective accumulation electron surface mobility meff vs effective
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